

10






FIG. 2

Figure 3 Overview Block Diagram




FIG. 3




Fig. 46

Figure 6 Data Structure with Forward Error Correction




FIG. 5

4-FSB group

framer checks these bits because the corresponding enable bits are 1

framer ignores these bits because the corresponding enable bits are 0

framer checks these bits because the corresponding enable bits are 1

FSB Enable bits

32

[illegible]




Fig. 1





Fig. 8

$n = 4$
 $m = 8$



Woj




FIG. 10




FIG. 11

Figure 8 Forward Error Correction Framing State Machine




FIG.

12

~~Figure 10 Required External Circuits for FEC Modes: Both Encode and Decode, or Neither Encode nor Decode~~




FIG. 13

Figure 11 Gigabit Ethernet Block Diagram




FIG. 14

Figure 12-802.3z RD Column Determination




FIG. 15

Figure 14 SONET STS-3c and SDH STM-1 Frames Showing the Transport Overhead




FIG. 16

Figure 15 SONET STS-Nc and SDH STM-N Frames Showing the Transport Overhead




FIG. 17

Figure 17 LOF and OOF (SEF) State Machine Diagram




FIG. 18

BEST AVAILABLE COPY




FIG. 19